1cd8ae19a9
Add backported patched from 5.x from usb related fixes Up kernel version to most recent lts
42 lines
1.5 KiB
Diff
42 lines
1.5 KiB
Diff
From 75481833c6dbab4c29d15452f6b4337c16f5407b Mon Sep 17 00:00:00 2001
|
|
From: Matthias Kaehlcke <mka@chromium.org>
|
|
Date: Mon, 20 May 2019 15:00:49 -0700
|
|
Subject: [PATCH 40/54] ARM: dts: rockchip: remove GPU 500 MHz OPP on rk3288
|
|
|
|
The NPLL is the only safe way to generate 500 MHz for the GPU. The
|
|
downstream Chrome OS 3.14 kernel ('official' kernel for veyron
|
|
devices) re-purposes NPLL to HDMI and hence disables the OPP for
|
|
the GPU (see https://crrev.com/c/1574579). Disable it here as well
|
|
to keep in sync and avoid problems in case someone decides to
|
|
re-purpose NPLL.
|
|
|
|
Signed-off-by: Matthias Kaehlcke <mka@chromium.org>
|
|
Reviewed-by: Douglas Anderson <dianders@chromium.org>
|
|
[moved from veyron to general rk3288, as tying up the NPLL for a
|
|
not-that-helpful opp (not really fast but will still generate
|
|
quite a bit of heat) doesn't make so much sense when it will
|
|
keep us from supporting other display modes in the future]
|
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
|
---
|
|
arch/arm/boot/dts/rk3288.dtsi | 4 ----
|
|
1 file changed, 4 deletions(-)
|
|
|
|
diff --git a/arch/arm/boot/dts/rk3288.dtsi b/arch/arm/boot/dts/rk3288.dtsi
|
|
index fd188bb4fd48..159d91180cee 100644
|
|
--- a/arch/arm/boot/dts/rk3288.dtsi
|
|
+++ b/arch/arm/boot/dts/rk3288.dtsi
|
|
@@ -1307,10 +1307,6 @@
|
|
opp-hz = /bits/ 64 <400000000>;
|
|
opp-microvolt = <1100000>;
|
|
};
|
|
- opp-500000000 {
|
|
- opp-hz = /bits/ 64 <500000000>;
|
|
- opp-microvolt = <1200000>;
|
|
- };
|
|
opp-600000000 {
|
|
opp-hz = /bits/ 64 <600000000>;
|
|
opp-microvolt = <1250000>;
|
|
--
|
|
2.11.0
|
|
|