1cd8ae19a9
Add backported patched from 5.x from usb related fixes Up kernel version to most recent lts
48 lines
1.4 KiB
Diff
48 lines
1.4 KiB
Diff
From 392af0232640abf7acd12754515f8363c4c0df67 Mon Sep 17 00:00:00 2001
|
|
From: Grigor Tovmasyan <Grigor.Tovmasyan@synopsys.com>
|
|
Date: Wed, 29 Aug 2018 21:01:01 +0400
|
|
Subject: [PATCH 10/53] usb: dwc2: Add definitions for new registers
|
|
|
|
New registers were added to dwc otg core.
|
|
|
|
GREFCLK - This register used to control ref_clk parameters.
|
|
|
|
GINTSTS2 - New WKUP_ALERT interrupt was added.
|
|
|
|
GINTMSK2 - Mask register for GINTSTS2.
|
|
|
|
Acked-by: Minas Harutyunyan <hminas@synopsys.com>
|
|
Signed-off-by: Grigor Tovmasyan <tovmasya@synopsys.com>
|
|
Signed-off-by: Felipe Balbi <felipe.balbi@linux.intel.com>
|
|
---
|
|
drivers/usb/dwc2/hw.h | 13 +++++++++++++
|
|
1 file changed, 13 insertions(+)
|
|
|
|
diff --git a/drivers/usb/dwc2/hw.h b/drivers/usb/dwc2/hw.h
|
|
index 524629428439..2b1ea441b7d4 100644
|
|
--- a/drivers/usb/dwc2/hw.h
|
|
+++ b/drivers/usb/dwc2/hw.h
|
|
@@ -405,6 +405,19 @@
|
|
#define ADPCTL_PRB_DSCHRG_MASK (0x3 << 0)
|
|
#define ADPCTL_PRB_DSCHRG_SHIFT 0
|
|
|
|
+#define GREFCLK HSOTG_REG(0x0064)
|
|
+#define GREFCLK_REFCLKPER_MASK (0x1ffff << 15)
|
|
+#define GREFCLK_REFCLKPER_SHIFT 15
|
|
+#define GREFCLK_REF_CLK_MODE BIT(14)
|
|
+#define GREFCLK_SOF_CNT_WKUP_ALERT_MASK (0x3ff)
|
|
+#define GREFCLK_SOF_CNT_WKUP_ALERT_SHIFT 0
|
|
+
|
|
+#define GINTMSK2 HSOTG_REG(0x0068)
|
|
+#define GINTMSK2_WKUP_ALERT_INT_MSK BIT(0)
|
|
+
|
|
+#define GINTSTS2 HSOTG_REG(0x006c)
|
|
+#define GINTSTS2_WKUP_ALERT_INT BIT(0)
|
|
+
|
|
#define HPTXFSIZ HSOTG_REG(0x100)
|
|
/* Use FIFOSIZE_* constants to access this register */
|
|
|
|
--
|
|
2.11.0
|
|
|