| 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889 |
- From b79b87ffc54b143172880c6ce5dd66d30c772d76 Mon Sep 17 00:00:00 2001
- From: Myy Miouyouyou <myy@miouyouyou.fr>
- Date: Wed, 2 May 2018 21:54:37 +0200
- Subject: [PATCH] ARM: DTSI: rk3288: Add the appropriate clock references
- So, the commit f2e3a5f557ad27f6a6f447717090a39cea238d6a (Torvalds
- branch) is forcing the DTS files to provide appropriate clock
- references named "aclk" and "iface" for each MMU node.
- The references are then manipulated by the Rockchip IOMMU driver.
- If the references are not present, the IOMMU driver bails out with
- an error.
- However, no changes has been pushed to add these clock references
- to the RK3288 DTSI file, making the Rockchip IOMMU driver fail all
- the Video hardware related MMU probes.
- That result in no display, which a major inconvenience.
- The following patch, taken from the linux-rockchip Git repository
- maintained by @mmind, written by Jeffy Chen, actually adds these
- clock references to the rk3288.dtsi.
- Orignal patch link :
- https://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip.git/commit/arch/arm/boot/dts/rk3288.dtsi?h=for-next&id=c78751f91c0b5461ba08b123f85c1ed146a32f97
- Signed-off-by: Myy Miouyouyou <myy@miouyouyou.fr>
- ---
- arch/arm/boot/dts/rk3288.dtsi | 12 ++++++++++++
- 1 file changed, 12 insertions(+)
- diff --git a/arch/arm/boot/dts/rk3288.dtsi b/arch/arm/boot/dts/rk3288.dtsi
- index a258a3f7..e9ac64e2 100644
- --- a/arch/arm/boot/dts/rk3288.dtsi
- +++ b/arch/arm/boot/dts/rk3288.dtsi
- @@ -972,6 +972,8 @@
- reg = <0x0 0xff900800 0x0 0x40>;
- interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-names = "iep_mmu";
- + clocks = <&cru ACLK_IEP>, <&cru HCLK_IEP>;
- + clock-names = "aclk", "iface";
- #iommu-cells = <0>;
- status = "disabled";
- };
- @@ -981,6 +983,8 @@
- reg = <0x0 0xff914000 0x0 0x100>, <0x0 0xff915000 0x0 0x100>;
- interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-names = "isp_mmu";
- + clocks = <&cru ACLK_ISP>, <&cru HCLK_ISP>;
- + clock-names = "aclk", "iface";
- #iommu-cells = <0>;
- rockchip,disable-mmu-reset;
- status = "disabled";
- @@ -1040,6 +1044,8 @@
- reg = <0x0 0xff930300 0x0 0x100>;
- interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-names = "vopb_mmu";
- + clocks = <&cru ACLK_VOP0>, <&cru HCLK_VOP0>;
- + clock-names = "aclk", "iface";
- power-domains = <&power RK3288_PD_VIO>;
- #iommu-cells = <0>;
- status = "disabled";
- @@ -1088,6 +1094,8 @@
- reg = <0x0 0xff940300 0x0 0x100>;
- interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-names = "vopl_mmu";
- + clocks = <&cru ACLK_VOP1>, <&cru HCLK_VOP1>;
- + clock-names = "aclk", "iface";
- power-domains = <&power RK3288_PD_VIO>;
- #iommu-cells = <0>;
- status = "disabled";
- @@ -1220,6 +1228,8 @@
- reg = <0x0 0xff9a0800 0x0 0x100>;
- interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-names = "vpu_mmu";
- + clocks = <&cru ACLK_VCODEC>, <&cru HCLK_VCODEC>;
- + clock-names = "aclk", "iface";
- #iommu-cells = <0>;
- status = "disabled";
- };
- @@ -1250,6 +1260,8 @@
- reg = <0x0 0xff9c0440 0x0 0x40>, <0x0 0xff9c0480 0x0 0x40>;
- interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-names = "hevc_mmu";
- + clocks = <&cru ACLK_HEVC>, <&cru HCLK_HEVC>;
- + clock-names = "aclk", "iface";
- #iommu-cells = <0>;
- status = "disabled";
- };
- --
- 2.17.0
|
