Domů Procházet Nápověda
Přihlásit se
g
/
PrawnOS-nonfree
1
0
Rozštěpit 0
Soubory Úkoly 0 Pull Requesty 0 Wiki
Strom: d0403b14e3
Větve Značky
PrawnOS-nonfree
/
resources
/
BuildResources
/
patches-untested
/
DTS
/
0009-ARM-DTSI-rk3288-Adding-cells-addresses-and-size.patch

0009-ARM-DTSI-rk3288-Adding-cells-addresses-and-size.patch 1.7 KB
Historie Surový

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556 
  1. From 7af8d2bf732cb3baab7d926ed8a7e061e7a09ad9 Mon Sep 17 00:00:00 2001
    2. 

  2. From: Myy Miouyouyou <myy@miouyouyou.fr>
    3. 

  3. Date: Thu, 19 Oct 2017 21:39:00 +0200
    4. 

  4. Subject: [PATCH 13/28] ARM: DTSI: rk3288.dtsi: Adding cells addresses and
    5. 

  5.  sizes of MMC nodes
    6. 

  6. 

  7. Imported from the Rockchip 4.4 patches.
    8. 

  8. 

  9. Signed-off-by: Myy Miouyouyou <myy@miouyouyou.fr>
    10. 

  10. ---
    11. 

  11.  arch/arm/boot/dts/rk3288.dtsi | 8 ++++++++
    12. 

  12.  1 file changed, 8 insertions(+)
    13. 

  13. 

  14. diff --git a/arch/arm/boot/dts/rk3288.dtsi b/arch/arm/boot/dts/rk3288.dtsi
    15. 

  15. index be985f02..14ef8202 100644
    16. 

  16. --- a/arch/arm/boot/dts/rk3288.dtsi
    17. 

  17. +++ b/arch/arm/boot/dts/rk3288.dtsi
    18. 

  18. @@ -236,6 +236,8 @@
    19. 

  19.  		clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
    20. 

  20.  		fifo-depth = <0x100>;
    21. 

  21.  		interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
    22. 

  22. +		#address-cells = <1>;
    23. 

  23. +		#size-cells = <0>;
    24. 

  24.  		reg = <0x0 0xff0c0000 0x0 0x4000>;
    25. 

  25.  		resets = <&cru SRST_MMC0>;
    26. 

  26.  		reset-names = "reset";
    27. 

  27. @@ -250,6 +252,8 @@
    28. 

  28.  		clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
    29. 

  29.  		fifo-depth = <0x100>;
    30. 

  30.  		interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
    31. 

  31. +		#address-cells = <1>;
    32. 

  32. +		#size-cells = <0>;
    33. 

  33.  		reg = <0x0 0xff0d0000 0x0 0x4000>;
    34. 

  34.  		resets = <&cru SRST_SDIO0>;
    35. 

  35.  		reset-names = "reset";
    36. 

  36. @@ -264,6 +268,8 @@
    37. 

  37.  		clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
    38. 

  38.  		fifo-depth = <0x100>;
    39. 

  39.  		interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
    40. 

  40. +		#address-cells = <1>;
    41. 

  41. +		#size-cells = <0>;
    42. 

  42.  		reg = <0x0 0xff0e0000 0x0 0x4000>;
    43. 

  43.  		resets = <&cru SRST_SDIO1>;
    44. 

  44.  		reset-names = "reset";
    45. 

  45. @@ -278,6 +284,8 @@
    46. 

  46.  		clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
    47. 

  47.  		fifo-depth = <0x100>;
    48. 

  48.  		interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
    49. 

  49. +		#address-cells = <1>;
    50. 

  50. +		#size-cells = <0>;
    51. 

  51.  		reg = <0x0 0xff0f0000 0x0 0x4000>;
    52. 

  52.  		resets = <&cru SRST_EMMC>;
    53. 

  53.  		reset-names = "reset";
    54. 

  54. -- 
    55. 

  55. 2.11.0
    56. 

  56.